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Metal-oxide-semiconductor field-effect transistors MOSFETs with a functional gate, which
enables self-adjustment of threshold voltage Vth, were proposed for ultralow power operation and
fabricated with conventional complementary metal-oxide-semiconductor CMOS technology. In
the on-current state of fabricated nMOSFETs, electron ejection from the charge trap layer by direct
tunneling makes Vth low and increases on-current further. In the off-current state, electron injection
into the charge trap layer makes Vth high and suppresses subthreshold leakage current. Although the
characteristic time of electron transfer of the functional gate from on-current state to off-current
state is fairly long, the logic mode operating principle has been verified with the experimental
device. Reduction of tunnel oxide thickness Tox will reduce the time, which will lead to the
practical use of the proposed device for CMOS logic application. © 2011 American Institute of
Physics. doi:10.1063/1.3549178
Extensive effort has been devoted to scaling metal-
oxide-semiconductor field-effect transistors MOSFETs for
low power consumption large-scale integrated circuits
LSIs.1 The introduction of high-k gate dielectrics has also
been intensively studied for power reduction.2,3 However, the
fundamental difficulty in decreasing threshold voltage Vth
and/or S-factors in scaling MOSFETs limits the further re-
duction of power supply voltage. S denotes subthreshold
swing. As power P is proportional to VDD
2 VDD is the
power supply voltage, a lowering of Vth by 0.1 V with keep-
ing the gate overdrive voltage same corresponds to a 20%
reduction of power consumption in advanced complementary
metal-oxide-semiconductor CMOS LSIs. However, a low-
ering in Vth generally accompanies an increase in the off-
current. To avoid this increase, it is necessary to achieve a
small S-factor or to adjust Vth to a high value in the off-
current state and to a low value in the on-current state. To
date, tunnel field-effect transistors FETs,4 ferroelectric-gate
FETs,5,6 and suspended-gate MOSFETs7,8 have been pro-
posed and have attracted significant interest to achieve
S-factors lower than 60 mV/sec. However, there are still is-
sues with these potential devices for process cost and com-
patibility with already existing CMOS fabrication technol-
ogy. In this study, we propose a MOSFET with a functional
gate that enables Vth self-adjustment for low power opera-
tion. We fabricated a prototype device with conventional
CMOS fabrication technology and showed the fundamental
device characteristics necessary for low power logic opera-
tion.
A schematic diagram is shown in Fig. 1. The structure of
the proposed MOSFET resembled that of the conventional
floating gate memory. Only the difference was that a thin
tunnel gate SiO2 existed between the floating gate and top
gate electrode for the proposed functional gate. Electrons
transferred between the floating gate and the top gate elec-
trode in the proposed device. The thicknesses of the tunnel
gate oxide Tox and lower gate oxide were 1.2 and 10 nm,
respectively. The poly-Si floating gate was formed for the
charge trap layer. The thickness of the floating gate was 70
nm. The device fabrication process was similar to that of the
floating gate memory previously reported9–11 with a slight
modification. Silicon-on-insulator wafer wafer was used and
electron beam lithography was utilized to define the floating
gate and channel. The thickness of the Si channel was 60 nm.
The channel width and length were 1.0 and 18 m, respec-
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FIG. 1. a Schematics of fabricated functional gate MOSFET. The shaded
regions are heavily As+ implanted. b Cross-sectional view along a-a line
in a. Thicknesses of the tunnel gate oxide, lower gate oxide, and Si channel
were 1.2, 10, and 60 nm, respectively.
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tively. After defining the channel area and forming the lower
gate oxide, an amorphous Si film was deposited for the float-
ing gate. Then, the resist line was formed parallel to the
channel, and dry etching was carried out to define the width
of the floating gate. The width of the floating gate was
1.6 m, which was slightly larger than that of the channel.
While the tunnel gate oxide was formed, the amorphous Si of
the floating gate changed to poly-Si. After that, a poly-Si film
was deposited for the top gate electrode. The resist line was
formed perpendicularly across the channel, and the dry etch-
ing was stopped upon reaching the lower gate oxide. The
length of the floating gate and the top gate electrode were the
same 1.0 m using this self-aligned etching process.
The band diagram of the functional gate structure and
operation principle of the proposed nMOSFET are shown in
Figs. 2a and 2b, respectively. Since the gate voltage Vg
was sufficiently low in the off-current state, no electron
transfer occurred from the floating gate to the top gate elec-
trode Fig. 2a, keeping Vth high Vth3 in Fig. 2b. On the
other hand, Vg was large enough in the on-current state, and
electrons transferred from the floating gate to the top gate
electrode Fig. 2a. This led to additional lowering of the
surface potential of the channel, making Vth low Vth1 in Fig.
2b and increasing the on-current further. In this way, the
proposed MOSFET could increase the on-current without in-
creasing the off-current, leading to ultralow power operation.
Figure 3 shows the dependence of drain current Id-Vg
characteristics on bias Vg application. In Fig. 3a, Vth was
measured after the positive bias Vg which varied from 1 to
10 V with a voltage step of 1 V was applied to the gate
electrode for 60 s. While Vth shift did not occur until the
positive bias voltage was 7 V, Vth shifted to the negative side
above 8 V, which was the opposite direction to that of con-
ventional floating gate memory, showing that the trapped
electrons were indeed ejected from the floating gate. Owing
to the relatively large Tox, Vg over 8 V was necessary to eject
electrons from the floating gate by direct tunneling for 60 s
of Vg application time. When Vth was defined as Vg at an Id
of 10−7 A, the value of Vth shift was 0.15, 0.53, and
1.06 V for a Vg application of 8, 9, and 10 V, respectively.
Here, Vth was returned to around the initial Vth value by the
procedure described later before each Vg application and the
Vth shift were measured from the returned value. For these Vg
applications, effective voltage of 0.9–1.1 V is estimated to be
applied to the tunnel gate oxide. Therefore, self-adjustment
of Vth, which increased the on-current, was realized keeping
the off-current low. By the application of negative Vg, Vth
returned to close to the initial Vth value Fig. 3b. After the
positive Vg application of 10 V for 60 s, the subsequent nega-
tive Vg application of 10 V for 60 s made Vth shift to the
positive side, showing the electron injection into the floating
gate. The direction of the Vth shift was also opposite to that
of conventional floating gate memory.
Figure 4 shows Id-drain voltage Vd characteristics after
the positive and negative bias voltage applications. Typical
Id-Vd characteristics such as clear saturation were obtained
after both the positive and negative Vg applications. Consis-
tent with the results in Fig. 3, the on-current is indeed larger
after the positive Vg application of 10 V for 60 s than after
the subsequent negative Vg application of 10 V for 60 s.
Figure 5 shows the dependence of Id-Vg characteristics
on time after the application of positive Vg. After the Vg
application, it was seen that Vth slowly returned to the initial
Vth value; electron injection into the floating gate occurred
slowly. The characteristic time was found to be over an hour.
Although it took a long time to become off-current state, the
off-current became sufficiently low. Strictly speaking, to use
the proposed device for logic applications, quick recovery
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FIG. 2. a Band diagram of functional gate structure for the proposed
MOSFET in the off-current and on-current states. b Operating principle of
self-adjustment of threshold voltage for ultralow power operation of the
proposed functional gate MOSFET.
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FIG. 3. Bias voltage dependence of Id-Vg characteristics. Vd=0.1 V. a
After 60 s of application of positive bias Vg 1–10 V with 1 V steps was
applied, Id-Vg curve was obtained. b Id-Vg characteristics after positive
bias Vg application 10 V, 60 s and subsequent negative bias Vg application
10 V, 60 s.
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to the off-current state is necessary when Vg returns to 0 V
from a high voltage. The way to make the time as short as
0.1 ns is to reduce Tox to 0.5 nm. According to an extrapo-
lation from the experimental data of electron tunneling
injection/ejection,12 the time becomes as short as 0.1 ns
when Tox is reduced to 0.5 nm. Though it looks very difficult
to realize such a thin Tox, it will be possible utilizing tech-
niques such an atomic layer deposition ALD.3,13–16 Indeed,
a thin physical thickness of 0.5 nm Si nitride was success-
fully deposited on a Si substrate by ALD as a barrier layer of
ZrO2 gate dielectrics.15,16 For a thin tunnel oxide with Tox
=0.5 nm, tunnel current density is simulated to be about
105 A /cm2 at a gate voltage of 0.5 V for an n+-gate/p-Si
nMOSFET.17 Using the tunnel current density, the injected/
ejected charge amount Q to/from the floating gate is
10−5 C /cm2 during a switching time of 0.1 nm. Then, the
threshold voltage shift Vth accompanied with the charge
injection/ejection is calculated to be 1.4 V from Vth
=Q /C. Here, the capacitance C between the upper gate and
the floating gate is 6.910−6 F /cm2 since the upper gate
oxide is the tunnel gate oxide Tox=0.5 nm for the device in
this study. Therefore, sufficient Vth is considered to be ob-
tained at Tox=0.5 nm for the ultralow power logic applica-
tion. It should be noted that, as far as for the ultralow power
logic applications to such as watches, health care devices, or
passive radio frequency integrated circuit tags, the relatively
long characteristic time may be allowable and Tox can be
much larger than 0.5 nm.
Finally, it should be noted that for reliability enhance-
ment, making the floating gates plural may be effective.
Separating the trap charge layers into plural ones could ef-
fectively avoid the Vth shift caused by the production of a
leakage pass as can be seen in the case of floating dot
memory.18–20
In summary, the operating principle of functional gate
MOSFETs, which enables Vth self-adjustment for ultralow
power operation, has been proposed. A prototype device was
fabricated, and fundamental device characteristics necessary
for the self-adjustment of Vth have been demonstrated. Re-
duction of Tox will make the characteristic time of electron
transfer short and will open the way to CMOS logic appli-
cations.
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FIG. 5. Time dependence of Id-Vg characteristics after the positive bias Vg
application 10 V, 60 s. Id-Vg curves were measured at 0, 5, 10, 30, 60, and
90 min after the Vg application. Vd=0.1 V.
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